An improved fast acquisition PFD with zero blind zone for the PLL application

作者: Yi He , Xiaole Cui , Chung Len Lee , Dongmei Xue

DOI: 10.1109/EDSSC.2014.7061226

关键词: Reset (computing)CMOSPulse (signal processing)Enhanced Data Rates for GSM EvolutionControl theoryProcess (computing)Computer scienceLoop (topology)DetectorElectronic engineeringPhase-locked loop

摘要: An improved fast acquisition phase-frequency detector (PFD) for Phase-Locked Loop (PLL) is presented. The proposed PFD completely eliminates the blind zone, which caused by missing input edge during reset pulse. It has a linear output range and saturated when phase error in [0, π] [π, 2π]. simulation results with SMIC 65nm CMOS technology file show that, comparing published works, nonlinear gain faster lock process, improves maximum operating frequency to as higher 1GHz.

参考文章(5)
Kun-Seok Lee, Byeong-Ha Park, Han-il Lee, Min Jong Yoh, Phase frequency detectors for fast frequency acquisition in zero-dead-zone CPPLLs for mobile communication systems european solid-state circuits conference. pp. 525- 528 ,(2003) , 10.1109/ESSCIRC.2003.1257188
Soh Lip-Kai, Mohd-Shahiman Sulaiman, Zubaida Yusoff, None, Fast-Lock Dual Charge Pump Analog DLL using Improved Phase Frequency Detector international symposium on vlsi design, automation and test. pp. 1- 5 ,(2007) , 10.1109/VDAT.2007.372761
Jinbao Lan, Fengchang Lai, Zhiqiang Gao, Hua Ma, Jianwei Zhang, A nonlinear phase frequency detector for fast-lock phase-locked loops international conference on asic. pp. 1117- 1120 ,(2009) , 10.1109/ASICON.2009.5351378
A. Apsel, Zhongtao Fu, E. Minh, Xiao Wang, A fast acquisition Phase Frequency Detector for phase-locked loops argentine school of micro-nanoelectronics, technology and applications. pp. 77- 80 ,(2008)
Kavita Khare, Nilay Khare, Pallavi Deshpande, Vijendra Kulhade, Phase frequency detector of delay locked loop at high frequency ieee international conference on semiconductor electronics. pp. 113- 116 ,(2008) , 10.1109/SMELEC.2008.4770288