Phase frequency detectors for fast frequency acquisition in zero-dead-zone CPPLLs for mobile communication systems
作者： Kun-Seok Lee , Byeong-Ha Park , Han-il Lee , Min Jong Yoh
DOI: 10.1109/ESSCIRC.2003.1257188
关键词:
摘要: This paper introduces a new-type phase-frequency-detector (PFD) for charge pump phase-locked-loops (CPPLLs). As the PFD is configured to separate reset part and delay independently, input signal edge data, which arrive during an added remove dead-zone, are not lost do output wrong information, resulting in faster locking property. The experimental results of proposed show reduced frequency acquisition time by about 30% compared with conventional case 70MHz voltage-controlled-oscillator (VCO) hopping PCS mobile applications. designed simulated SPECTRE prototype, together synthesizer, has been fabricated 0.5/spl mu/m BiCMOS technology.
sci-hub.se 参考文章(4)
M. Mansuri, D. Liu, C.-K.K. Yang, Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops IEEE Journal of Solid-state Circuits. ,vol. 37, pp. 1331- 1334 ,(2002) , 10.1109/JSSC.2002.803048
Byeong-Ha Park, Kun-Seok Lee, Jung-hyen Lee, Min Jong Yoh, A fractional–N frequency synthesizer with a 3–bit 4 th order Σ–Δ modulator european solid-state circuits conference. pp. 803- 806 ,(2002)
Sang-O Jeon, Tae-Sik Cheung, Woo-Young Choi, Phase/frequency detectors for high-speed PLL applications Electronics Letters. ,vol. 34, pp. 2120- 2121 ,(1998) , 10.1049/EL:19981493
Behzad Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuits IEEE. ,(1996) , 10.1109/9780470545331