Skew-aware capacitive load balancing for low-power zero clock skew rotary oscillatory array
作者： Vinayak Honkote , Baris Taskin
DOI: 10.1109/ICCD.2010.5647781
关键词: Power factor 、 Synchronization 、 Capacitance 、 Capacitive sensing 、 Electronic engineering 、 Power (physics) 、 Control theory 、 Timing closure 、 Computer science 、 Skew 、 Clock skew
摘要: Rotary clocking is a traveling wave based high-speed resonant technology with low-power and controllable-skew properties. Capacitive load balance bounded clock skew are identified as the primary requirements to maintain stable oscillation frequency across rings achieve timing closure, respectively, in rotary oscillatory array (ROA). Towards this end, two methodologies proposed balanced capacitive loads of ROA constraint. Experiments performed on IBM R1–R5 benchmark circuits show 5.62X improved 3.67% total 6.55% period at 1.8GHz. SPICE simulations that variation reduced from 10.14% 2.12% well. Power dissipated optimization within ±1.5% conventional design automation techniques for synchronization.
sci-hub.se 参考文章(12)
Zhengtao Yu, Xun Liu, Power analysis of rotary clock ieee computer society annual symposium on vlsi. pp. 150- 155 ,(2005) , 10.1109/ISVLSI.2005.58
Vinayak Honkote, Baris Taskin, Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array 2010 23rd International Conference on VLSI Design. pp. 218- 223 ,(2010) , 10.1109/VLSI.DESIGN.2010.71
Vinayak Honkote, Baris Taskin, Skew analysis and bounded skew constraint methodology for rotary clocking technology international symposium on quality electronic design. pp. 413- 417 ,(2010) , 10.1109/ISQED.2010.5450544
Vinayak Honkote, Baris Taskin, Zero clock skew synchronization with rotary clocking technology international symposium on quality electronic design. pp. 588- 593 ,(2009) , 10.1109/ISQED.2009.4810360
J. Wood, T.C. Edwards, S. Lipa, Rotary traveling-wave oscillator arrays: a new clock technology IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 1654- 1665 ,(2001) , 10.1109/4.962285
G. Venkataraman, Jiang Hu, F. Liu, C-N. Sze, Integrated Placement and Skew Optimization for Rotary Clocking design, automation, and test in europe. ,vol. 1, pp. 756- 761 ,(2006) , 10.1109/DATE.2006.244115
Zhengtao Yu, Xun Liu, Design of rotary clock based circuits design automation conference. pp. 43- 48 ,(2007) , 10.1145/1278480.1278493
R.-S. Tsay, An exact zero-skew clock routing algorithm IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 12, pp. 242- 249 ,(1993) , 10.1109/43.205004
G. Le Grand de Mercey, A 18GHz rotary traveling wave VCO in CMOS with I/Q outputs european solid-state circuits conference. pp. 489- 492 ,(2003) , 10.1109/ESSCIRC.2003.1257179
Victor H. Cordero, Sunil P Khatri, Clock distribution scheme using coplanar transmission lines design, automation, and test in europe. pp. 985- 990 ,(2008) , 10.1145/1403375.1403613