Efficient Overdetection Elimination of Acceptable Faults for Yield Improvement

作者: Kuen-Jong Lee , Tong-Yu Hsieh , Melvin A. Breuer

DOI: 10.1109/TCAD.2011.2179036

关键词: Reliability engineeringTest compressionTest methodFault (power engineering)Automatic test pattern generationWord error rateEngineeringHardware accelerationTest setReduction (complexity)

摘要: Acceptable faults in a circuit under test (CUT) refer to those that have no or only minor impacts on the performance of CUT. A with an acceptable fault may be marketable for some specific applications. Therefore, by carefully dealing these during testing, significant yield improvement can achieved. Previous studies shown patterns generated conventional automatic pattern generation procedure detect all unacceptable also many ones, resulting severe loss achievable improvement. In this paper, we present novel methodology called multiple set detection (MTSD) totally eliminate overdetection problem. basic method is first presented, which depicts fundamental scheme generate appropriate sets MTSD. We then describe enhanced significantly reduce total number patterns. Solid theoretical derivations are provided validate effectiveness proposed methods. Experimental results show general 80%-99% reduction achieved compared previous work addressing

参考文章(24)
Kuen-Jong Lee, Tong-Yu Hsieh, M.A. Breuer, A novel test methodology based on error-rate to support error-tolerance international test conference. pp. 9- ,(2005) , 10.1109/TEST.2005.1584081
Hideyuki Ichihara, Kenta Sutoh, Yuki Yoshikawa, Tomoo Inoue, A Practical Approach to Threshold Test Generation for Error Tolerant Circuits asian test symposium. pp. 171- 176 ,(2009) , 10.1109/ATS.2009.19
Hyukjune Chung, A. Ortega, Analysis and testing for error tolerant motion estimation defect and fault tolerance in vlsi and nanotechnology systems. pp. 514- 522 ,(2005) , 10.1109/DFTVS.2005.19
Chun-Lung Hsu, Yu-Sheng Huang, Ming-Da Chang, Hung-Yen Huang, Design of an Error-Tolerance Scheme for Discrete Wavelet Transform in JPEG 2000 Encoder IEEE Transactions on Computers. ,vol. 60, pp. 628- 638 ,(2011) , 10.1109/TC.2010.239
Kwang-Ting Cheng, Sung-Jui Pan, A framework for system reliability analysis considering both system error tolerance and component test quality design, automation, and test in europe. pp. 1581- 1586 ,(2007) , 10.5555/1266366.1266714
Shideh Shahidi, Sandeep K. Gupta, ERTG: A test generator for error-rate testing international test conference. pp. 1- 10 ,(2007) , 10.1109/TEST.2007.4437638
Girish V. Varatkar, Naresh R. Shanbhag, Energy-efficient motion estimation using error-tolerance international symposium on low power electronics and design. pp. 113- 118 ,(2006) , 10.1145/1165573.1165599
Shideh Shahidi, Sandeep Gupta, Multi-vector tests: a path to perfect error-rate testing design, automation, and test in europe. pp. 1178- 1183 ,(2008) , 10.1145/1403375.1403662
Chun-Lung Hsu, Yu-Sheng Huang, Tsung-Hsin Liu, SSD-based testing scheme for error tolerance analysis in H.264/AVC encoder international conference on communications, circuits and systems. pp. 684- 688 ,(2008) , 10.1109/ICCCAS.2008.4657865