Enhanced PMOS via transverse stress
作者： Robert C. Bowen , Yuguo Wang
DOI:
关键词:
摘要: In the present invention, a PMOS device comprises channel region formed in {100} silicon with first and second source/drain disposed on either side of region. The is oriented such that current flow between regions has direction through Dielectric create compressive stress perpendicular to flow.
lens.org 参考文章(16)
Yee-Chia Yeo, Chun-Chieh Lin, Strained-channel semiconductor structure and method for fabricating the same ,(2003)
Thomas Hoffmann, Christopher Auth, Mark Armstrong, M. Shaheed, Increasing stress-enhanced drive current in a MOS transistor ,(2003)
Victor Chan, Haining Yang, Increasing carrier mobility in NFET and PFET transistors on a common wafer ,(2003)
Dennis D. Buss, Process to improve transistor drive current through the use of strain ,(2004)
Zoran Krivokapic, Bin Yu, Qi Xiang, Olov B. Karlsson, HaiHong Wang, Shallow trench isolation (STI) region with high-K liner and method of formation ,(2003)
Scott A. Hareland, Brian S. Doyle, Robert S. Chau, Suman Datta, Been-Yih Jin, Nonplanar device with stress incorporation layer and method of fabrication ,(2003)
Dureseti Chidambarrao, Omer H. Dokumaci, Bruce B. Doris, Jack A. Mandelman, Isolation structures for imposing stress patterns ,(2002)
Zheng Yuan, Shankar Venkataraman, Nitin K. Ingle, Ellie Y. Yieh, Reza Arghavani, Method of inducing stresses in the channel region of a transistor ,(2004)
Gerhard Schrom, Scott Thompson, Kelin J. Kuhn, Paul A. Packan, Sunit Tyagi, Mark Armstrong, CMOS fabrication process utilizing special transistor orientation ,(2001)
Ashima B. Chakravarti, Satya N. Chakravarti, Judson Holt, Victor Chan, Shreesh Narasimha, Material for contact etch layer to enhance device performance ,(2004)