Material for contact etch layer to enhance device performance

作者: Ashima B. Chakravarti , Satya N. Chakravarti , Judson Holt , Victor Chan , Shreesh Narasimha

DOI:

关键词:

摘要: Stress level of a nitride film is adjusted as function two or more the following: identity starting material precursor used to make film; nitrogen-containing with which treated precursor; ratio set CVD conditions under grown; and/or thickness grown. A rapid thermal chemical vapor deposition (RTCVD) produced by reacting compound containing silicon, nitrogen and carbon (such bis-tertiary butyl amino silane (BTBAS)) NH 3 can provide advantageous properties, such high stress excellent performance in an etch-stop application. An ammonia-treated BTBAS particularly providing high-stress property, further having maintainability that property over repeated annealing.

参考文章(25)
Johnathan E. Faltermeier, Keitaro Imai, Joseph F. Shepard, Viraj Y. Sardesai, Jean-Marc Rousseau, Rajarao Jammy, Ryota Katsumata, Variable stoichiometry silicon nitride barrier films for tunable etch selectivity and enhanced hyrogen permeability ,(2000)
William George En, Minh Van Ngo, Angela Hui, Methods for improving carrier mobility of PMOS and NMOS devices ,(2002)
Robert S. Chau, Lawrence N. Brigham, Raymond E. Cotner, Yung-Huei Lee, High tensile nitride layer ,(1996)
Stephanie Watts Butler, Wayne A. Bather, Amitabh Jain, Haowen Bu, Source drain and extension dopant concentration ,(2002)
Ravi Kumar Laxman, Arthur Kenneth Hochberg, Herman Gene Hockenhull, Felicia Diane Kaminsky, David Allen Roberts, Silicon nitride from bis (tertiarybutylamino) silane ,(1998)
Donna K. Johnson, Glen L. Miles, Arne W. Ballantine, Structure and method for formation of a blocked silicide resistor ,(2003)
Lee Luo, Sang Ahn, Randhir Singh Thakur, Aihua Chen, Ramaseshan Iyer, Shulin Wang, Cycling deposition of low temperature films in a cold wall single wafer process chamber ,(2001)
Gerhard Schrom, Scott Thompson, Kelin J. Kuhn, Paul A. Packan, Sunit Tyagi, Mark Armstrong, CMOS fabrication process utilizing special transistor orientation ,(2001)