Method of forming metal interconnection layer of semiconductor device

作者: Il-Goo Kim , Sang-rok Hah , Kyoung-Woo Lee , Sae-il Son

DOI:

关键词:

摘要: Various methods are provided for forming metal interconnection layers of semiconductor devices. One exemplary method a layer device includes an interlayer dielectric on substrate, hard mask the layer, wherein serves as anti-reflection depositing and patterning first photoresist to form pattern partial via hole in by etching using mask, removing pattern, second fill with material that defines trench area which overlaps at least portion hole, completely extend full filling conductive material.

参考文章(13)
Li-chih Chao, Ming-Huei Lui, Chao-Cheng Chen, Chia-Shiung Tsai, Jen-Cheng Liu, Fully dry post-via-etch cleaning method for a damascene process ,(2000)
Bruce Beattie, Michael S. Nashner, Post etch clean sequence for making a semiconductor device ,(2000)
Joseph T. Kennedy, Brian J. Daniels, Jude A. Dunne, Method for eliminating reaction between photoresist and OSG ,(2000)
Sam Sivakumar, Rick Davis, Makarem A. Hussein, Method for making integrated circuit having polymer interlayer dielectric ,(1999)
Thomas Charles Scholer, Paul J. Steffan, Allen S. Yu, Dual damascene process using high selectivity boundary layers ,(1998)
Hong-jae Shin, Jae-Hak Kim, Soo-Geun Lee, Kyoung-Woo Lee, Method for forming metal wiring layer of semiconductor device ,(2002)
Michael K. Templeton, Bhanwar Singh, Ramkumar Subramanian, Bharath Rangarajan, Developer soluble dyed BARC for dual damascene process ,(2000)
Cheng-Yuan Tsai, Anseime Chen, Chih-Chien Liu, Ming-Sheng Yang, Low-K dual damascene integration process ,(2000)