Drop impact life prediction model for lead-free BGA packages and modules

作者: M. Sorricul , Jing-en Luan , Tong Yan Tee , Kim Yong Goh , Hun Shen Ng

DOI: 10.1109/ESIME.2005.1502867

关键词:

摘要: System-in-package (SiP) such as multi-chip or stacked die BGA modules with wirebond, flip-chip hybrid interconnect are getting popular for advanced packaging applications. The design of SiP is more dependent on modeling the package structure and failure mechanism too complicated to be studied. It known that drop impact reliability lead-free solder joints a critical challenge. Drop life IC packages mounted board becomes hot topic, especially qualification handheld electronic products. Actual test sample preparation very expensive time-consuming, requiring much manpower in measurement analysis, therefore, there limited results reported advise enhancement, packages. In this paper, various parameters studied experimentally numerically, understand effects ball height, size, layout. A thorough understanding variables obtained based well-designed controlled experiments. On other hand, 10 different layout, thickness tested well-controlled tester. For first time, an accurate prediction model established (SnAgCu) modules, having good correlation 16 cases actual level testing results. This quantitative approach from traditional qualitative modeling, it provides both relative absolute prediction. validated applied provide guidelines lead'free improve their reliability. One point noted performance may under thermal cycling test. Therefore, should considered, depending application area concern.

参考文章(10)
Kinuko Mishiro, Shigeo Ishikawa, Mitsunori Abe, Toshio Kumai, Yutaka Higashiguchi, Ken-ichiro Tsubone, Effect of the drop impact on BGA/CSP package reliability Microelectronics Reliability. ,vol. 42, pp. 77- 82 ,(2002) , 10.1016/S0026-2714(01)00230-X
Tong Yan Tee, Hun Shen Ng, Daniel Yap, Xavier Baraton, Zhaowei Zhong, Board level solder joint reliability modeling and testing of TFBGA packages for telecommunication applications Microelectronics Reliability. ,vol. 43, pp. 1117- 1123 ,(2003) , 10.1016/S0026-2714(03)00127-6
Dongji Xie, M. Arra, Sanuny Yi, D. Rooney, Solder joint behavior of area array packages in board level drop for handheld devices electronic components and technology conference. pp. 130- 135 ,(2003) , 10.1109/ECTC.2003.1216267
Tong Yan Tee, Jing-en Luan, E. Pek, Chwee Teck Lim, Zhaowei Zhong, Advanced experimental and simulation techniques for analysis of dynamic responses during drop impact electronic components and technology conference. ,vol. 1, pp. 1088- 1094 ,(2004) , 10.1109/ECTC.2004.1319475
Jing-en Luan, Tong Yan Tee, E. Pek, Chwee Teck Lim, Zhaowei Zhong, Modal analysis and dynamic responses of board level drop test electronics packaging technology conference. pp. 233- 243 ,(2003) , 10.1109/EPTC.2003.1271522
Tong Yan Tee, Jing-en Luan, E. Pek, Chwee Teck Lim, Zhaowei Zhong, Novel numerical and experimental analysis of dynamic responses under board level drop test 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, 2004. EuroSimE 2004. Proceedings of the. pp. 133- 140 ,(2004) , 10.1109/ESIME.2004.1304032
Tong Yan Tee, Hun Shen Ng, Chwee Teck Lim, E. Pek, Zhaowei Zhong, Board level drop test and simulation of TFBGA packages for telecommunication applications electronic components and technology conference. pp. 121- 129 ,(2003) , 10.1109/ECTC.2003.1216266
Y.Y. Wang, F. Wang, T.C. Chai, Finite element modeling of CSP package subjected to board level drop test electronics packaging technology conference. pp. 684- 688 ,(2004) , 10.1109/EPTC.2004.1396695
Chang-Lin Yeh, Yi-Shao Lai, Transient analysis of board-level drop response of lead-free chip-scale packages with experimental verifications electronics packaging technology conference. pp. 695- 700 ,(2004) , 10.1109/EPTC.2004.1396697