Bump structures for multi-chip packaging
作者： Chen-Hua Yu , Jing-Cheng Lin
DOI:
关键词:
摘要: A multi-chip package includes a substrate having plurality of first bump structures. pitch between structures the is uniform across surface substrate. The chip bonded to and second structures, are set third different from
google.de 参考文章(59)
Kang-Wook Lee, Sung-min Sim, Se-young Jeong, Soon-bum Kim, Young-hee Song, Ung-Kwang Kim, Method for manufacturing wafer level chip stack package ,(2005)
Peter J. Brofman, Scott I. Langenthal, John U. Knickerbocker, Kathleen A. Stalter, Sudipta K. Ray, Shaji Faroog, Method for assembling a chip carrier to a semiconductor device ,(1998)
Mark C. Hakey, Steven J. Holmes, Charles W. Koburger, David V. Horak, Toshiharu Furukawa, Accessible chip stack and process of manufacturing thereof ,(2005)
Daoqiang Lu, Yiqun Bai, Wei Shi, Qing A. Zhou, Jianqqi He, Integrated micro-channels for 3D through silicon architectures ,(2005)
Ka Hing Fung, H. Bernhard Pogge, Three-dimensional chip stacking assembly ,(2000)
Chunlin Liang, Xiao Chun Mu, Larry E. Mosley, Process for making active interposer for high performance packaging applications ,(2000)
Wen-Wei Shen, Chih-Hua Chen, Chen-Cheng Kuo, Ching-Wen Hsiao, Chen-Shien Chen, Strong interconnection post geometry ,(2009)
Cheng-Chung Lin, Ming-Che Ho, Ming-Da Cheng, Zheng-Yi Lim, Hui-Jung Tsai, Chung-Shi Liu, Chien Ling Hwang, Doping Minor Elements into Metal Bumps ,(2010)
Clinton Chao, Low-cost and ultra-fine integrated circuit packaging technique ,(2007)
Scot A. Kellar, R. Scott List, Sarah E. Kim, Wafer bonding using a flexible bladder press and thinned wafers for three-dimensional (3D) wafer-to-wafer vertical stack integration, and application thereof ,(2002)