Modulating metal interconnect surface topography

作者: Murray Conal , Yang Chih-Chao

DOI:

关键词:

摘要: A metal interconnect structure can be fabricated within an integrated circuit (IC). recess created in IC dielectric layer and a surface modulation liner formed by depositing two different metallic elements onto the surfaces of recess. One element have standard electrode potential greater than metal, other less metal. filling remainder with which is physically separated from liner. The topography modulated polishing process, removing top portion

参考文章(39)
Nace Layadi, Simon Molloy, Polish or etch stop layer ,(2001)
Edward C. Cooney, Christy S. Tyberg, Anthony K. Stamper, Amanda L. Piper, Mark P. Murray, Elizabeth T. Webster, David C. Thomas, William T. Motsiff, Vincent J. McGahay, Robert M. Geffken, Single and multilevel rework ,(2003)
Vlasta Brusic, Christopher C. Thompson, Paul M. Feeney, Renjie Zhou, Cmp of copper/ruthenium/tantalum substrates ,(2007)
Feng Chen, Victor Seng Keong Lim, Wang Ling Goh, Method to prevent CU dishing during damascene formation ,(2001)
Gopikrishnan Soundararajan, Udo Hoss, Rebecca K. Gottlieb, James D. Holker, Rajiv Shah, Methods and materials for controlling the electrochemistry of analyte sensors ,(2007)
James Hunter, Joshua Lu, Gregory Beach, Alexander P. Payne, Method of Fabricating an Integrated Device ,(2009)