Transistors, Semiconductor Constructions, and Methods of Forming Semiconductor Constructions

作者: Roland Awusie , Andrew R. Bicksler , Deepak Thimmegowda

DOI:

关键词:

摘要: Some embodiments include a transistor having first electrically conductive gate portion along segment of channel region and second the region. The is different composition than portion. method forming semiconductor construction. First material metal-containing are formed over NAND string. An opening through material, lined with dielectric. Second provided within to form transistor. select device coupled

参考文章(70)
Jin-kwan Lee, Gyung-jin Min, Seong-soo Lee, Yoo-Chul Kong, Method of forming fine pattern and method of manufacturing semiconductor device ,(2012)
Cheng-Yuan Hsu, Chi-Shan Wu, Min-San Huang, Chih-Wei Hung, flash memory cell structure and method of manufacturing and operating the memory cell ,(2003)
Yen-Hao Shih, Tien-Yen Wang, Hsiang-Lan Lung, Hang-Ting Lue, Ming Hsiu Lee, Erh-Kun Lai, 3d two-bit-per-cell nand flash memory ,(2010)
Won Bo Shim, Byung-gook Park, Seongjae Cho, 3D stacked array having cut-off gate line and fabrication method thereof ,(2011)
Steven J. Holmes, William H. Ma, Toshiharu Furukawa, David V. Horak, Mark C. Hakey, Dual gate logic device ,(2001)
Donovan Lee, Vinod Purayath, James Kai, George Matamis, Nand string containing self-aligned control gate sidewall cladding ,(2013)