Dual-gate high density fet

作者: Richard A. Blanchard , Adrian I. Cogan

DOI:

关键词:

摘要: A dual-gate vertical field effect transistor comprises an N+ substrate (102) which serves as a drain, and N-epitaxial layer (104) formed on the substrate, (106) at surface of epitaxial source. plurality grooves (108a, 108b) extends through region portion N-layer. The are lined with insulating (110a, 110b) filled conductive polysilicon gate (112a, 112b). Underneath each is P+ (116a, 116b) second gate. Thus, in accordance present invention includes set gates for independently modulating current permitted to flow between source drain.

参考文章(19)
Jeno Tihanyi, Joachim Hoepfner, Field effect transistor with a short channel length ,(1977)
Tadahiro Ohmi, Jun-ichi Nishizawa, Gallium arsenide static induction transistor ,(1982)
M.S. Adler, Factors determining forward voltage drop in the field-terminated diode (FTD) IEEE Transactions on Electron Devices. ,vol. 25, pp. 529- 537 ,(1978) , 10.1109/T-ED.1978.19122
D.E. Houston, S. Krishna, D.E. Piccone, R.J. Finke, Y.S. Sun, A field terminated diode IEEE Transactions on Electron Devices. ,vol. 23, pp. 905- 911 ,(1976) , 10.1109/T-ED.1976.18507
Yoshio Nakamura, Hiroshi Tadano, Mitsuharu Takigawa, Isemi Igarashi, Jun-Ichi Nishizawa, Very High Speed Static Induction Thyristor IEEE Transactions on Industry Applications. ,vol. 22, pp. 1000- 1006 ,(1986) , 10.1109/TIA.1986.4504831