Stacked integrated chip package and method of making same

作者: Qwai H. Low , Maniam Alagaratnam , Chok J. Chia

DOI:

关键词:

摘要: A single leadframe package having stacked integrated chips mounted therein provides multiple electrical functions. The construction includes a die substantially smaller outer peripheral dimension than first circuit chip face down thereon for supporting from below the without obstructing its bond pads. second is supported in backside to configuration by pads of circuit. plurality short conductive wires interconnect electrically and with selective ones conductors. An encapsulating material molds into package.

参考文章(10)
Bruce J. Freyman, Frank J. Juskey, Marc V. Papageorge, John R. Thome, Integrated circuit package having a face-to-face IC chip arrangement ,(1993)
Asao Nishimura, Akihiro Yaguchi, Makoto Kitano, Ryuji Kohno, Nae Yoneda, Plastic-molded-type semiconductor device ,(1991)
Masaki Waki, Tsuyoshi Aoki, Junichi Kasai, Hirotaka Sato, Toshiyuki Honda, Semiconductor device having a plurality of chips ,(1991)
Shigeo Kawashima, Richard Foehringer, Michael Wentling, Keiichi Tsujimoto, Ryo Takatsuki, Nobuaki Sato, Suresh V. Golwalkar, Dual sided integrated circuit chip package with offset wire bonds and support block cavities ,(1995)
Ichiro Anjoh, Asao Nishimura, Akihiro Yaguchi, Makoto Kitano, Ryuji Kohno, Nae Yoneda, Gen Murakami, Semiconductor device with a plurality of face to face chips ,(1991)
Heung S. Chun, Multi-chip semiconductor package ,(1992)