CMOS IC reliability indicators and burn-in economics

作者: A.W. Righter , C.F. Hawkins , J.M. Soden , P. Maxwell

DOI: 10.1109/TEST.1998.743152

关键词:

摘要: Sensitive I/sub DDQ/ and LVMF (low V/sub DD/, maximum frequency) tests were done to examine reliability indicators burn-in economics for CMOS ICs. These experiments used 3,495 1 Mb SRAMs special tests, life failure analysis. was measured at the DD/ tolerated by IC, ranging from 40% 60% above nominal DD/. data indicate that elevated voltage screening can replace ICs, including ICs poor quality (rogue or maverick) lots. A low risk group (27% of population) failed only identified signatures tests. Two other defect classes examined this yield reclamation potential

参考文章(22)
R. Rodriguez-Montanes, J.A. Segura, V.H. Champac, J. Figueras, J.A. Rubio, CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOS international test conference. pp. 510- 519 ,(1991) , 10.1109/TEST.1991.519713
S. Davidson, Is I/sub DDQ/ yield loss inevitable? international test conference. pp. 572- 579 ,(1994) , 10.1109/TEST.1994.528001
Jerry M. Soden, Charles F. Hawkins, Reliability and electrical properties of gate oxide shorts in CMOS ICs international test conference. pp. 443- 451 ,(1986)
J.M. Soden, C.F. Hawkins, I/sub DDQ/ testing: issues present and future IEEE Design & Test of Computers. ,vol. 13, pp. 61- 65 ,(1996) , 10.1109/54.544537
J. Segura, C. De Benito, A. Rubio, C.F. Hawkins, A detailed analysis of GOS defects in MOS transistors: testing implications at circuit level international test conference. pp. 544- 551 ,(1995) , 10.1109/TEST.1995.529882
A. Suyko, S. Sy, Development of a burn-in time reduction algorithm using the principles of acceleration factors international reliability physics symposium. pp. 264- 270 ,(1991) , 10.1109/RELPHY.1991.146026
T.R. Henry, T. Soo, Burn-in elimination of a high volume microprocessor using I/sub DDQ/ international test conference. pp. 242- 249 ,(1996) , 10.1109/TEST.1996.556968
A. Keshavarzi, K. Roy, C.F. Hawkins, Intrinsic leakage in low power deep submicron CMOS ICs international test conference. pp. 146- 155 ,(1997) , 10.1109/TEST.1997.639607
A.D. Singh, H. Rasheed, W.W. Weber, IDDQ testing of CMOS opens: an experimental study international test conference. pp. 479- 489 ,(1995) , 10.1109/TEST.1995.529875
Steven D. McEuen, Reliability benefits of I DDQ Journal of Electronic Testing. ,vol. 3, pp. 327- 335 ,(1992) , 10.1007/BF00135336