Circuit arrangement for and a method of enabling a partial reconfiguration of a circuit implemented in an integrated circuit device
作者： Paige A. Kolze , David P. Schultz , Weiguang Lu
DOI:
关键词:
摘要: A circuit arrangement for enabling a partial reconfiguration of implemented in an integrated device is described. The comprises plurality blocks, wherein each block configurable to implement predetermined function and control configured receive global enable signal signals; routing network coupled the blocks signals blocks; independently local response signals.
lens.org 参考文章(27)
Jean-Yves Mignolet, Paul Coene, Vincent Nollet, Theodore Marescaux, Diederik Verkest, Serge Vernalde, Andrei Bartic, System and method for hardware-software multitasking on a reconfigurable computing platform ,(2008)
Atul V. Ghia, Suresh M Menon, Prasad Rau, Configuration memory architecture for FPGA ,(2001)
Adam P. Donlin, Prasanna Sundararajan, Bernard J. New, Secure exchange of IP cores ,(2005)
Stephen M. Trimberger, Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits ,(2004)
Jerry A. Case, Reconfiguration of a hard macro via configuration registers ,(2007)
Jeffrey M. Mason, W. Story Leavesley, Versatile bus interface macro for dynamically reconfigurable designs ,(2006)
Delon Levi, Tobias J. Becker, High bandwidth reconfigurable on-chip network for reconfigurable systems ,(2007)
Nabeel Shirazi, Chi Bun Chan, Method of and system for implementing a circuit in a device having programmable logic ,(2010)
Austin H. Lesea, Method and apparatus for error upset detection and correction ,(2008)
Nij Dorairaj, Eric M. Shiflet, Method and apparatus for partial reconfiguration circuit design for a programmable device ,(2006)