Fabrication of self-aligned via holes in polymer thin films

作者: Klaus Dimmler , Patrick H Jenkins , Siddharth Mohapatra

DOI:

关键词:

摘要: A low-cost and efficient process produces self-aligned vias in dielectric polymer films that provides electrical connection between a top conductor bottom conductor. The is achieved by printing conductive posts on the first patterned layer, followed deposition of an unpatterned layer dielectric, second layer. are formed during flash annealing post after deposited, but before deposited. In this process, material annealed with light, resulting release energy which removes post.

参考文章(24)
Yuning Li, Yiliang Wu, Beng S. Ong, Methods to minimize contact resistance ,(2005)
Grant M. Kloster, Hyun-Mog Park, Air gap interconnect structure and method ,(2004)
Chien-Jung Yang, Shian-Jyh Lin, Neng-Tai Shih, Chien-Chang Huang, Sheng-Tsung Chen, Yi-Jung Chen, Method of fabricating MOS transistor by millisecond anneal ,(2005)
Yong Loo Neo, Siu Waf Low, Swee Kwang Chua, Suan Jeung Boon, Yong Poo Chia, Meow Koon Eng, Suangwu Huang, Multiple chip semiconductor package and method of fabricating same ,(2002)
Christopher Vincent Jahnes, Sampath Purushothaman, Jeffrey Curtis Hedrick, Katherina E. Babich, Timothy Joseph Dalton, Alfred Grill, Ebony Lynn Mays, Roy Arthur Carruthers, Laurent Perraud, Katherine Lynn Saenger, Multilayer interconnect structure containing air gaps and method for making ,(2002)
Goran S. Matijasevic, Pradeep Gandhi, Catherine A. Gallagher, M. Albert Capote, Vertically interconnected electronic assemblies and compositions useful therefor ,(1998)
Thomas Yu-Kiu Kwok, James Mckell Edwin Harper, Karen Lynne Holloway, Copper alloy metallurgies for VLSI interconnection structures ,(1992)