Influence of Quantum Dot Characteristics on the Performance of Hybrid SET-FET Circuits
作者： E. Amat , F. Klupfel , J. Bausells , F. Perez-Murano
关键词:
摘要: … modeling of single electron transistor for hybrid CMOS-SET … asymmetric single-electron tunneling transistors,” IEEE Trans… single-electron tunneling transistors for designing low-power …
harvard.edu
sci-hub.se 参考文章(18)
N.M. Zimmerman, W.H. Huber, A. Fujiwara, Y. Takahashi, Excellent charge offset stability in Si-based SET transistors conference on precision electromagnetic measurements. pp. 124- 125 ,(2002) , 10.1109/CPEM.2002.1034749
SH Shin, M Masuduzzaman, JJ Gu, MA Wahab, N Conrad, M Si, PD Ye, MA Alam, None, Impact of nanowire variability on performance and reliability of gate-all-around III-V MOSFETs international electron devices meeting. ,(2013) , 10.1109/IEDM.2013.6724582
J. Bardeen, Tunnelling from a Many-Particle Point of View Physical Review Letters. ,vol. 6, pp. 57- 59 ,(1961) , 10.1103/PHYSREVLETT.6.57
Lin‐Wang Wang, Alex Zunger, Solving Schrödinger’s equation around a desired energy: Application to silicon quantum dots Journal of Chemical Physics. ,vol. 100, pp. 2394- 2397 ,(1994) , 10.1063/1.466486
R. Lavieville, S. Barraud, A. Corna, X. Jehl, M. Sanquer, M. Vinet, 350K operating silicon nanowire single electron/hole transistors scaled down to 3.4nm diameter and 10nm gate length joint international eurosoi workshop and international conference on ultimate integration on silicon. pp. 9- 12 ,(2015) , 10.1109/ULIS.2015.7063760
David Guy Austing, Takashi Honda, Seigo Tarucha, Vertical Single Electron Transistors With Separate Gates Japanese Journal of Applied Physics. ,vol. 36, pp. 4151- 4155 ,(1997) , 10.1143/JJAP.36.4151
Dmitry Yakimets, Geert Eneman, Pieter Schuddinck, Trong Huynh Bao, Marie Garcia Bardon, Praveen Raghavan, Anabela Veloso, Nadine Collaert, Abdelkarim Mercha, Diederik Verkest, Aaron Voon-Yew Thean, Kristin De Meyer, Vertical GAAFETs for the Ultimate CMOS Scaling IEEE Transactions on Electron Devices. ,vol. 62, pp. 1433- 1439 ,(2015) , 10.1109/TED.2015.2414924
V. Deshpande, R. Wacquez, M. Vinet, X. Jehl, S. Barraud, R. Coquand, B. Roche, B. Voisin, C. Vizioz, B. Previtali, L. Tosti, P. Perreau, T. Poiroux, M. Sanquer, B. De Salvo, O. Faynot, 300 K operating full-CMOS integrated Single Electron Transistor (SET)-FET circuits international electron devices meeting. ,(2012) , 10.1109/IEDM.2012.6479007
Navid Paydavosi, Sriramkumar Venugopalan, Yogesh Singh Chauhan, Juan Pablo Duarte, Srivatsava Jandhyala, Ali M. Niknejad, Chenming Calvin Hu, BSIM—SPICE Models Enable FinFET and UTB IC Designs IEEE Access. ,vol. 1, pp. 201- 215 ,(2013) , 10.1109/ACCESS.2013.2260816
K.K. Likharev, Single-electron devices and their applications Proceedings of the IEEE. ,vol. 87, pp. 606- 632 ,(1999) , 10.1109/5.752518