Full Four-Channel 6.3-Gb/s 60-GHz CMOS Transceiver With Low-Power Analog and Digital Baseband Circuitry

作者: Kenichi Okada , Keitarou Kondou , Masaya Miyahara , Masashi Shinagawa , Hiroki Asada

DOI: 10.1109/JSSC.2012.2218066

关键词:

摘要: This paper presents a 60-GHz direct-conversion RF front-end and baseband transceiver including analog and digital circuitry for PHY functions. The 65-nm CMOS front-end consumes …

参考文章(28)
Anne van den Bosch, Michiel Steyaert, Willy Sansen, An Accurate Statistical Yield Model for CMOS Current-Steering D/A Converters Analog Integrated Circuits and Signal Processing. ,vol. 29, pp. 173- 180 ,(2001) , 10.1023/A:1011261330190
Jiro Hirokawa, Ryosuke Suga, Makoto Ando, Yasutake Hirachi, Hiroshi Nakano, Millimeter-wave antenna with high-isolation using slab waveguide for WPAN applications european microwave conference. pp. 543- 546 ,(2011)
Ning Li, Keigo Bunsen, Naoki Takayama, Qinghong Bu, Toshihide Suzuki, Masaru Sato, Tatsuya Hirose, Kenichi Okada, Akira Matsuzawa, A 24 dB gain 51–68 GHz CMOS low noise amplifier using asymmetric-layout transistors 2010 Proceedings of ESSCIRC. pp. 342- 345 ,(2010) , 10.1109/ESSCIRC.2010.5619713
Ryosuke Suga, Hiroshi Nakano, Yasutake Hirachi, Jiro Hirokawa, Makoto Ando, A Small Package With 46-dB Isolation Between Tx and Rx Antennas Suitable for 60-GHz WPAN Module IEEE Transactions on Microwave Theory and Techniques. ,vol. 60, pp. 640- 646 ,(2012) , 10.1109/TMTT.2011.2181535
Masaya Miyahara, Hironori Sakaguchi, Naoki Shimasaki, Akira Matsuzawa, An 84 mW 0.36 mm2 analog baseband circuits for 60 GHz wireless transceiver in 40 nm CMOS 2012 IEEE Radio Frequency Integrated Circuits Symposium. pp. 495- 498 ,(2012) , 10.1109/RFIC.2012.6242330
Stephane Pinel, Saikat Sarkar, Padmanava Sen, Bevin Perumana, David Yeh, Debasis Dawn, Joy Laskar, A 90nm CMOS 60GHz Radio international solid-state circuits conference. pp. 130- 601 ,(2008) , 10.1109/ISSCC.2008.4523091
Hiroki Asada, Keigo Bunsen, Kota Matsushita, Rui Murakami, Qinghong Bu, Ahmed Musa, Takahiro Sato, Tatsuya Yamaguchi, Ryo Minami, Toshihiko Ito, Kenichi Okada, Akira Matsuzawa, A 60GHz 16Gb/s 16QAM low-power direct-conversion transceiver using capacitive cross-coupling neutralization in 65 nm CMOS asian solid state circuits conference. pp. 373- 376 ,(2011) , 10.1109/ASSCC.2011.6123593
Hiroyuki Yamagishi, Makoto Noda, High throughput hardware architecture for (1440,1344) low-density parity-check code utilizing quasi-cyclic structure 2008 5th International Symposium on Turbo Codes and Related Topics. pp. 78- 83 ,(2008) , 10.1109/TURBOCODING.2008.4658676
Yusuke Asada, Kei Yoshihara, Tatsuya Urano, Masaya Miyahara, Akira Matsuzawa, A 6bit, 7mW, 250fJ, 700MS/s subranging ADC asian solid state circuits conference. pp. 141- 144 ,(2009) , 10.1109/ASSCC.2009.5357198
Daiju Nakano, Yasuteru Kohda, Kohji Takano, Toshiyuki Yamane, Nobuyuki Ohba, Yasunao Katayama, Multi-Gbps 60-GHz single-carrier system using a low-power coherent detection technique 2011 IEEE Cool Chips XIV. pp. 1- 3 ,(2011) , 10.1109/COOLCHIPS.2011.5890929